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Abstract 
Reversible Logic is becoming one of the potentialpower optimization techniquesin Low Power CMOS design,and also finds 
its application in Quantum Computing and Nanotechnology. With the advancement in VLSI design technology which offers 
exponentially shrinking of device dimensions and exponentially growing circuit complexities, device scaling is critically limited 
by the power dissipation; demanding for better power optimizations methods like Reversible Logic. The basic building block any 
computational unit is arithmetic unit. Hence in this paper Reversible Arithmetic which offers a high power optimization is built 
by using suitable control logic to one of the input variables of parallel adder anddifferent basic arithmetic operations 
areimplemented. In our design, the full Adders are realized using synthesizable, low quantum cost, low garbage output Peres 
gates andoperations such as data transfer, addition, subtraction, increment, decrementetc are realized using reversible gates. 
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1. INTRODUCTION 
Power consumption is an important issue in modern day VLSI designs. The advancement in VLSI designs and 
particularly portable device technologies and increasingly high computation requirements, lead to the design of 
faster, smaller and more complex electronic Systems. The advent of multi-giga-hertz processors, high-end electronic 
gadgets bring with them an increase in system complexity, high density packages and a concern on power 
consumption.Traditional technologies more and more start to suffer from the increasing miniaturization and the 
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exponential growth of the number of transistors in integrated circuits. To face the upcoming challenges, alternatives 
are needed. The reversible logic provides such an alternative that may replace or at least enhance traditional 
computer chips. Hence in this paper an attempt is made to design arithmetic unit using reversible logic.  Design of a 
control unit for any computing unit is the toughest part and involves more critical constraints. Power optimization 
can be done at various abstraction levels in CMOS VLSI design. At the Device (Technology) level, techniques such 
as VT reduction, multi-threshold voltages, gate oxide thickness, and length and width variations are more common. 
At Circuit level, techniques such as use of alternate devices, network re-structuring, at Logic level, techniques such 
as use of alternate logic styles, energy recovery methods are common. At Architecture (System) level and 
Algorithmic level, techniques such as use of parallel structures, pipelining, state machine encoding, alternate 
encoding methods, etc are more common. Ref. [18] offers one such method at circuit and logic level, the energy 
recovery method, which employs reversible logic concepts.In 1973, C. H. Bennett [1,3] concluded that no energy 
would be dissipated from a system as long as the system was able to return to its initial state from its final state 
regardless of what occurred in between. It made clear that, for power not to be dissipated in the arbitrary circuit, it 
must be built from reversible gate. Reversible circuits are of particular interest in low power CMOS VLSI design.  
2. REVERSIBLE GATES 
The basic and simplest Reversible gate is conventional NOT gate and is a 1*1 gate. Controlled NOT (CNOT) 
gate is an example for a Reversible 2*2 gate. There are many 3*3 Reversible gates such as FG, TG, PG and Fredkin 
Gate. The Quantum Cost of 1*1 Reversible gates is zero and Quantum Cost of 2*2 Reversible gates is one. Any 
Reversible gate is realized by using 1*1 NOT gates and 2*2 Reversible gates, such as V, V+ (V is square root of 
NOT gate and V+ is its hermitian) and FG gate which is also known as CNOT gate. The V and V+ Quantum gates 
have the property given in the Equations 1, 2 and 3. 
V * V = NOT ……………… (1) 
V * V+ = V+ * V = I ……….. (2) 
V+ * V+ = NOT ……………. (3) 
The Quantum Cost of a Reversible gate is calculated by counting the number of V, V+ and CNOT gates.There are 
several popular Reversible gates among the designers; Quantum implementation of Fredkin and Peres are shown in 
Fig. 1 andFig.2 respectively. 
Feynman / CNOT Gate: The Reversible 2*2 gate with Quantum Cost of one having mapping input (A, B) to output 
(P = A, Q = AB) is the basic reversible gate (However, the basic Reversible 1*1 gate without any control input is a 
CMOS NOT Gate and its Quantum Cost is zero). 
Toffoli gate: The  Fig. 4 shows Reversible 3*3toffoli gate with three inputs and three outputs where the inputs (A, B, 
C) are mapped to the outputs (P=A, Q=B, R=A.BC) has Quantum Cost of 5 and requires 2V, 1 V+ and 2 CNOT 
gates.  
 Peres Gate:The three inputs and three outputs i.e., 3*3 reversible gate having inputs (A, B, C) mapping to outputs 
(P= A, Q= AB, and R= ABC,). 
 
  
 
a. Logic Symbol    b. Quantum implementation   a. Logic Symbol       b. Quantum implementation 
Fig. 1 Reversible Peres Gate (PG)    Fig. 2 Reversible Fredkin gate (FG) 
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a. Logic Symbol    b. Quantum implementation   a. Logic Symbol    b. Quantum implementation 
Fig. 3 Reversible Feynman Gate (FYG)    Fig. 4 Reversible Toffoli Gate (TG) 
 
        Since it requires 2 V+, 1 V and 1 CNOT gate, it has the Quantum cost of 4. FredkinGate:Reversible 3*3 gate 
maps inputs (A, B, C) to outputs (P=A, Q=A'B+AC, R=AB+A'C) having Quantum cost of 5 and it requires two 
dotted rectangles, is equivalent to a 2*2 Feynman gate with Quantum cost of each dotted rectangle is 1, 1 V and 2 
CNOT gates.  
3. LITERATURE SURVEY 
 
R. Landauer’s [2] showed, the amount of energy (heat) dissipated for every irreversible bit operation is given by 
KT ln2, where K is the Boltzmann’s constant (1.3807×10-23 JK-1) and T is the operating temperature. At room 
temperature (300 K), KT ln2 is approximately 2.8×10-21 J, which is small but not negligible. He also showed that 
only the logically irreversible steps in a computation carry an unavoidable energy penalty. If we could compute 
entirely with reversible operations, there would be no lower limit on energy consumption.  
Bennett showed that kTln2 energy dissipation would not occur, if a computation is carried out in a reversible way 
[1], since the amount of energy dissipated in a system bears a direct relationship to the number of bits erased during 
computation. He presented his idea in terms of a Turing machine, the abstract model of a computer that reads, writes 
and erases symbols on a tape. Erasures make the standard Turing machine irreversible, so Bennett added a second 
tape, called the history tape, where the machine keeps notes about erased or overwritten data. At the end of a 
computation, the final answer can be copied onto yet another tape for safekeeping. Then the machine is put in 
reverse gear, and with the help of the history tape, all the operations are undone, one by one, until the system returns 
to its initial condition.Yingtao Jiang, Abdulkarim Al-Sheraidah, Yuke Wang, Edwin Sha and Jin-Gyun Chung [10] 
have proposed low-power multiplexer-based 1-bit full adder that uses only 12 transistors and the new adder has 
more than 26% in power savings over conventional 28-transistor CMOS adder. Also, it consumes 23% less power 
than another 10-transistor adder and is 64% faster.Anantha P. Chandrakasan, Samuel Sheng,andRobertW. Brodersen 
[4] have given techniques for low-power operations, which can use the lowest possible supply voltage coupled with 
architectural, logic style, circuit and technology optimizations.DmitriMaslov and Gerhard W. Dueck [11] introduced 
a synthesis model and a synthesis procedure which allow us to minimize the number of garbage outputs in reversible 
circuit and also showed that the new gates differ only marginally from the generalized Toffoli gates. 
 
Vivek V. Shende, Aditya K. Prasad, Igor L. Markov, and John P. Hayes [12] have synthesized oracle circuits for 
Grover’s search algorithm and shown a significant improvement over previously proposed synthesis algorithms and 
also showed constructively that every even permutation can be implemented without temporary storage using NOT, 
CNOT and TOFFOLI gates. William C. Athas, Lars “J” ,Svensson, Jeffrey G. koller, NestorasTzartzanis, and Eric 
Ying – Chin  Chou[13] have showed that circuit energy can be conserved rather than dissipated as heat. Yvan Van 
Rentergem and Alexis De Vos [5] presented four designs for Reversible full-adder circuits and the implementation 
of these logic circuits into electronic circuitry based on CMOS technology and pass-transistor design. 
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MajidMohammadi et al., [6] proposed a synthesis method to realize a Reversible Binary Coded Decimal 
adder/subtractor circuit. Genetic algorithms and don’t care concepts used to design and optimize all parts of a Binary 
Coded Decimal adder circuit in terms of number of garbage inputs/outputs and quantum cost. Lihui Ni et al., [14] 
described general approach to construct the Reversible full adder and can be extended to a variety of Reversible full 
adders with only two Reversible gates.Hasan, H.B., R. Islam, A.R. chowdhury and S.M.A chowdhury [15], 
proposed full adder circuit using Toffoli, Khan and Feynman gates with gates cost equal to 3, 2 garbage outputs and 
1 constant input. Similarly, Perkowski M., L. Jozwiak, P. Kerntopf, A. Misohchenko and A. Al-Rabadi [16] 
proposed another full adder with only Toffoli and Feynman gates, with gates cost equal to 4, 2 garbage outputs and 
1 constant input. Azad khan, M.H [19] proposed full adder with only Kahn and Feynman gates, with gates cost 
equal to 3, 3 garbage outputs and 2 constant input. Bruce, J.W., M.A. Thornton, L. shivakuamaraiah, P.S. kokate 
and X. Li [20], used only Fredkin gates to construct full adder  with  gates cost equal to 4, 3 garbage outputs and 2 
constant input. Ravish AradhyaH V [8] proposed an optimized arithmetic unit based on reversible logic and 
discussed various advantages of these designs.Rangaraju H G [9] discussed various adder/subtractor circuit designs 
and showed that design III is good and optimized. In Ref. [17] design of complete processing unit is discussed using 
conventional logic. Same logic discussed in [17] is being used in our work. In Ref. [18] various low power VLSI 
techniques for power reduction and optimization are discussed.  Saiful Islam and Rafiqul Islam [7], came up with 
good design for full adder using Peres gate  with  gates cost equal to 2, 2 garbage outputs and 1 constant input and 
this design is used in our implementation of arithmetic unit.  
 
 
 
 
 
 
 
 
 
 
                                                         
                                                           Table-1 Cost comparison of different FAs 
4. METHODOLOGY 
As proposed in [7] a full adder constructed using Peres gates is more efficient in terms of quantum cost as 
compared to a full adder constructed using Toffoli gates, Fredkin gate. The quantum cost of Toffoli gate is 5, 
Fredkin gate is also 5 and that of Peres gate is only 4[7]. Further, the Quantum costs of a Full adder constructed 
using PG, a combination of TG and FG, Fredkin gate is shown Table-1[7]. (Note: Quantum cost of Khan Gate is not known 
hence quantum cost of those adders involving this gate is not calculated) 
 
Hence, full adder constructed using Peres gate is used and a Full adder connected in cascade can be used to 
construct a parallel adder which forms the basic building block of arithmetic unit.As indicated in [17], by controlling 
one of the inputs to adder (B inputsfor arithmetic operations and Ainputsfor logic operations), various arithmetic and 
logic operations can be realized; as illustrated in the Fig.5. 
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Fig.5Bi control for various operations from a parallel adder 
 
By controlling B input of the parallel adder following operations can be performed: 
x When A & B inputs receive binary numbers and Cin is zero, an addition operation is performed. 
x When A & B inputs receive binary numbers and Cin is 1, an addition with carry operation is performed. 
x If all bits of B input are complemented, then A plus 1's complement of B operation is performed while 
keeping Cin zero. 
x When Cin is 1 and all bits of B input are complemented, then subtraction of A inputs and B inputs is 
performed (2's complement addition is same as subtraction). 
Similarly, many other operations can also be realized.  Ref.[17]suggests the control circuit for Bi input that provide 
the functionality called as true/complement, one/zero element. This block is shown Fig 6 
 
In Fig.6, S0, S1 and Cin are selection variables that are used to control the Bi inputs. Different arithmetic 
(including transfer) operations that can be performed from this circuit are summarized in the Table 2.  Here Yi input 
is functionality of S0,S1& Bi; dependingon thevalues on S0 and S1,Biinput is manipulated and applied to Yi. 
 
 
 
Fig. 6Arithmetic control element 
 
Adding the value Yi in each case to value of a plus theCinvalue gives the arithmetic operation in each entry. The full 
adder is constructed using two peres gates. The complete control unit with reversible logic gate can be realized as in 
Fig.7. 
 
The designed circuit as two control signals with a provision for realizing eightarithmetic operations.The 
twocontrol variablesS1, S0 along withCinselect eight different arithmetic-logic operations.  The Bi input is altered 
depending on the S0 and S1 values and applied as input to full adder using Peres gates. The CMOS implementation 
of control logic for 1-bit arithmetic unit is shown in Fig. 8.  The logic shown in Fig. 9 is 1-bit reversible arithmetic 
unit with necessary control logic.This 1-bit AU can be extended to any number bits required. 
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5. RESULTS 
Reversible Full Adder/Subtractor and Reversible eight-bit Parallel Binary Adder/Subtractor are implemented 
using Python code and some of the sample results are simulated. The individual gate functionality is also simulated 
and implemented. In addition, simulation of some of the functions is carried out using Cadence Spectrae simulator 
and the overall logic is successfully simulated. 
 
Table 2 Arithmetic operations 
 
 
 
Fig.7 Reversible Control logicforfull adder 
 
Here the power consumption for both conventional arithmetic unit and reversible arithmetic unit is calculated. For 
reversible Arithmetic Unit a steady state power dissipation of 24.28571527n watts is obtained and total voltage 
source power dissipation of 6.9107u watts is obtained.Similarly, for conventional CMOS Arithmetic Unit total 
voltage source power dissipation of 19.0691nwatts.This overhead can be eliminated by implementing the complete 
reversible system, the steps are on towards this and the authors are expecting to give results in next publications.  
The above control unit is implemented using RevKit. The circuit of Fig.9 is implemented in RevKit and 
simulation results are recorded. The circuit of Fig.8 was simulated for various input values and functionality of the 
circuit was verified. The circuit has 1 constant inputs and 4 garbage output. This will pave the way for design of a 
reversible logic processor unit. So that days are not far behind that we can get complete reversible processor. 
6. CONCLUSIONS 
The Reversible gates are used to implement arithmetic circuit using Full Adder/Subtractor and Reversible control 
circuit for the Adder/Subtractor. The Reversible eight-bit Parallel Binary Adder/Subtractor is built using efficient 
design with minimum quantum cost, minimum garbage and minimum area and power overheads. The proposed 
design implementation of Reversible arithmetic unit using Parallel Binary Adder/Subtractor has better performance 
as compared to existing designs in terms of number of gates used, Garbage outputs and Quantum Cost and hence 
can be used for lowpower applications. In future, the design can be extended to any number of bits for Parallel 
Binary Adder/Subtractor unit and also for low power Reversible ALUs, Multipliers and Dividers. 
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Fig.8Reversible 1 Bit AU      Fig.9Reversible 1 Bit AU 
 
 
 
 
7. REFERENCES 
[1] C.H. Bennett , “Logical Reversibility of Computation”, IBM Journal of Research and Development, pp. 525-532, November 1973 
[2] R. Landauer, “Irreversibility and Heat Generation in the Computational Process”, IBM Journal of Research and Development, 5, pp. 
183-191, 1961 
[3] C.H. Bennett, (1998) "Notes on the History of Reversible Computation", IBM Journal of Research and Development, vol. 32, pp. 16-
23. 
[4] Anantha P. Chandrakasan, Samuel Sheng, and Robert W. Brodersen,”Low-Power CMOS Digital Design”, IEEEjournal of Solid –State 
circuits, April 1992, Vol.27,No. 4. 
[5] Yvan Van Rentergem and Alexis De Vos, (2005) “Optimal Design of a Reversible Full Adder”, International Journal of 
Unconventional Computing, vol. 1, pp. 339 – 355. 
[6] MajidMohammadi, Mohammad Eshghi, MajidHaghparast and Abbas Bahrololoom, (2008) “Design and Optimization of Reversible 
BCD Adder/Subtractor Circuit for Quantum and Nanotechnology Based Systems”, World Applied Sciences Journal, vol. 4, no. 6, pp. 
787-792. 
[7] Saiful Islam and Rafiqul Islam “Minimization of Reversible Adder circuits”, Asian Journal of Information Technology 4(12) 1146-
1151, 2005. 
[8] Ravish AradhyaH V et al, “Design of Low Power Arithmetic unit based on Reversible Logic”, International journal of VLSI design & 
Signal processing applications (IJVSPA) March 2011, Vol.1, Issue 1, pp. 30-38.  
[9] Rangaraju H G et al, “Low Power Reversible Parallel Binary Adder/Subtractor”, International journal of VLSI design & 
Communication Systems (VLSICS) September 2010, Vol.1, No.3. 
[10] Yingtao Jiang, Abdulkarim Al-Sheraidah, Yuke Wang, Edwin Sha, and Jin-Gyun Chung,  “A Novel Multiplexer-Based Low-Power Full 
Adder”, IEEE Transactions on circuits and  systems -II: express briefs, July 2004, vol. 51,No. 7.  
[11] Dmitri Maslov and Gerhard W. Dueck, “Reversible Cascades With Minimal Garbage” ,  IEEE Transaction on computer-aided design 
638   H V Ravish Aradhya et al. /  Procedia Engineering  30 ( 2012 )  631 – 638 
of integrated circuits and systems, November 2004, vol. 23, No. 11. 
[12] Vivek V. Shende, Aditya K. Prasad, Igor L. Markov, and John P. Hayes, “ Synthesis of Reversible Logic Circuits”, IEEE Transaction 
on computer-aided design of integrated circuits and systems, June 2003, vol. 22, No. 6.  
[13] William C. Athas, Lars J ,Svensson, Jeffrey G. koller, NestorasTzartzanis, and Eric Ying – Chin  Chou, “Low-power Digital Systems 
based on Adiabatic-Switching principle”, IEEE Transactions on VLSI systems, December 1994, Vol. 2, No. 4. 
[14] Lihui Ni, Zhijin Guan, and Wenying Zhu, “A General Method of Constructing the Reversible Full-Adder”, Third International 
Symposium on Intelligent Information Technology and Security Informatics, pp.109-113, 2010. 
[15] Hasan, H.B., R. Islam, A.R. chowdhury and S.M.A chowdhury,”Reversible logic synthesis for minimization of full adder circuit”, Euro 
micro symposium on digital system design, Belek Antalya, Turkey, PP: 50-54, 2003. 
[16] Perkowski M., L. Jozwiak, P. Kerntopf, A. Misohchenko and A. Al-Rabadi el. al., “A general decomposition for reversible logic” In: 
5th Intl. Red-Mullar workshop, PP:119-138, 2001.  
[17] M. Morris Mono “Digital Logic and Computer Design”, Prentice-Hall of India, 2005.  
[18] J.M. Rabaey and M. Pedram, “Low Power Design Methodologies,” Kluwer Academic Publisher, 1997. 
[19] Azad khan, M.H., “Design of full adder with Reversible gates”. 5th ICCIT, East West University. PP: 515-519, 2002. 
[20] Bruce, J.W., M.A. Thornton, L. shivakuamaraiah, P.S. kokate and X. Li, “Efficient adder circuits based on a conservative reversible 
logic gate”, IEEE computer society Annual symposium on VLSI, Pittsburgh, Pennsylvania, and pp: 83-88, 2000. 
 
 
